Toshiba now shipping samples of 64-layer, 512-gigabit 3D flash memory

Boosts line-up with largest capacity BiCS FLASH chip

  • Tokyo, Japan, 22 February 2017

Toshiba Corporation (TOKYO: 6502) has today unveiled the latest addition in its industry-leading line-up of BiCS FLASH three-dimensional flash memory with a stacked cell structure[1], a 64-layer device that achieves a 512-gigabit (64-gigabytes) capacity with 3-bit-per-cell (triple-level cell, TLC) technology. The new device will be used in applications that include enterprise and consumer SSD. Sample shipments of the chip started this month, and mass production is scheduled for the second half of this calendar year.

Toshiba continues to refine BiCS FLASH, and the next milestone on its development roadmap is the industry's largest capacity[2], a 1-terabyte product with a 16-die stacked architecture in a single package. Plans call for the start of sample shipments in April 2017.

For the new 512-gigabit device, Toshiba deployed leading-edge 64-layer stacking process to realize a 65% larger capacity per unit chip size than the 48-layer 256-gigabit (32-gigabytes) device, and has increased memory capacity per silicon wafer, reducing the cost per bit.

Toshiba's memory business already mass produces 64-layer 256-gigabit (32-gigabytes) devices and will expand BiCS FLASH production. It will advance 3D technology to realize increased densities and finer processes in order to meet diversifying market needs.


Notes:

[1] A structure stacking Flash memory cells vertically on a silicon substrate to realize significant density improvements over planar NAND Flash memory, where cells are formed on the silicon substrate.
[2] As of February 22, 2017. Toshiba survey.


BiCS FLASH is a trademark of Toshiba Corporation.